Reality Signal Processor/CPU Core: Revision history

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

24 September 2023

8 August 2022

5 April 2022

4 April 2022

3 April 2022

29 March 2022

27 March 2022

  • curprev 11:5911:59, 27 March 2022Rasky talk contribs 2,241 bytes +2,241 Created page with "== Scalar unit (SU) == The scalar is the half of the RSP core that is similar to a standard MIPS R4000 32-bit CPU. It has 32 32-bit registers (conventionally called <code>r0</code>-<code>r31</code>) and implement most standard opcodes. This page does not describe the whole scalar unit has standard MIPS documentation suffices, but it highlights the main difference. === Missing opcodes === The following opcodes are not implemented by RSP: * '''Multiplication units.''' RS..." Tag: Visual edit