RDRAM: Difference between revisions
Jump to navigation
Jump to search
Change register section headings, as MediaWiki really hates linking to anchors with square brackets in them.
m (fix copypasta) |
(Change register section headings, as MediaWiki really hates linking to anchors with square brackets in them.) |
||
Line 262:
TODO: detailed register description, with bit layout and arrows.
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|DeviceType <code>0x00</code>}}
Line 292:
}}
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|DeviceId <code>0x01</code>}}
Line 316:
}}
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|Delay <code>0x02</code>}}
Line 361:
''<sup>[1]</sup> The Toshiba 8Mbit datasheet confirms this as the default. It default to 4, because some devices (like the Toshiba 18Mbit) only have 2 bits, so can only support a maximum write delay of 4. Devices with more bits default to 0b100 for compatibility.''
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|Mode <code>0x03</code>}}
Line 394:
}}
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|RefInterval <code>0x04</code>}}
Line 418:
}}
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|RefRow <code>0x05</code>}}
Line 445:
This register is normally read or written only for testing purpose.
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|RasInterval <code>0x06</code>}}
Line 474:
NOTE: all fields are in bit reversed order (bit 4 is LSB, bit 0 is MSB).
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px|MinInterval <code>0x07</code>}}
Line 520:
''The N64 implements refresh by broadcasting one SetRR command whenever VI emits a horizontal sync pulse.''
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px| AddressSelect <code>0x08</code>}}
Line 549:
: However, RI doesn't appear to support this feature. It expects Bank zero to be in the first megabyte of address space, Bank one in the second megabyte, and so on.
==== <span style="display:none;">
----
{{#invoke:Register table|head|600px| DeviceManufacturer <code>0x09</code>}}
|