Memory map: Difference between revisions

Jump to navigation Jump to search
m
(Added FlashRAM to physical 0x08000000 segment.)
Line 135:
 
=== Ranges 0x0500'0000 - 0x1FBF'FFFF and 0x1FD0'0000 - 0x7FFF'FFFF (PI external bus) ===
All accesses made by the VR4300 in these ranges are forward externally by RCP on the external PI bus. This allows the CPU to access external devices connected to the parallel bus like the cartridge ROM, SRAM and SRAMFlashRAM.
 
Accesses in this area are affected by the same simplified SysAD implementation described above, so '''access size is ignored.''' Only uncached accesses are allowed; cached accesses will be ignored by RCP causing a VR4300 freeze, requiring a hard reboot. The effect is the same described before.
Cookies help us deliver our services. By using our services, you agree to our use of cookies.

Navigation menu