RDRAM Interface: Difference between revisions
Jump to navigation
Jump to search
Content added Content deleted
(More RI_ERROR research. Fix formatting errors.) |
(No idea what DmaLatencyOverlap does, but we do know it's 4 bits.) |
||
| Line 174: | Line 174: | ||
| — || — || — || — || — || — || — || — |
| — || — || — || — || — || — || — || — |
||
{{#invoke:Register table|row|7:0}} |
{{#invoke:Register table|row|7:0}} |
||
| U-? || U-? || U-? || U-? || |
| U-? || U-? || U-? || U-? || RW-? || RW-? || RW-? || RW-? |
||
|- |
|- |
||
| — || — || — || — || |
| — || — || — || — || colspan="4" | DmaLatencyOverlap[4:0] |
||
{{#invoke:Register table|foot}} |
{{#invoke:Register table|foot}} |
||
{{#invoke:Register table|definitions |
{{#invoke:Register table|definitions |
||
| 31- |
| 31-4 | Undefined | Undefined |
||
| 3-0 | DmaLatencyOverlap[4:0] | ? |
|||
}} |
}} |
||