RDRAM Interface: Difference between revisions
Jump to navigation
Jump to search
Content added Content deleted
(Better explanation about bank status tracking, and why RAM is limited to 8MiB) |
(RI_LATENCY speculation) |
||
| Line 193: | Line 193: | ||
{{#invoke:Register table|definitions |
{{#invoke:Register table|definitions |
||
| 31-4 | Undefined | Undefined |
| 31-4 | Undefined | Undefined |
||
| 3-0 | DmaLatencyOverlap[4:0] | ? |
| 3-0 | DmaLatencyOverlap[4:0] | ? Defaults to <code>0xf</code> |
||
}} |
}} |
||
'''Speculation:''' |
|||
: This might control the maximum size of DMA transfers. RCP supports DMA bursts of upto 16 Octbytes (128 bytes), which matches the default value.<Br> Perhaps this register allows forces a smaller transfer size and allows better interleaving of multiple DMA requests, or for a lower guaranteed latency when a high-priority device (like VI) requests a DMA transfer. |
|||
: This register isn't used by any known N64 software, maybe it's broken. Maybe it didn't improve performance. |
|||
==== <span style="display:none;">0x0470 0018 - RI_ERROR ==== |
==== <span style="display:none;">0x0470 0018 - RI_ERROR ==== |
||