Peripheral Interface: Difference between revisions
Jump to navigation
Jump to search
Content added Content deleted
Mazamars312 (talk | contribs) (More on the Unaligned DMA process) |
Mazamars312 (talk | contribs) m (Regs for the 64DD and Sram and flash) |
||
Line 194: | Line 194: | ||
0x05FF FFFF |
0x05FF FFFF |
||
|2 |
|2 |
||
|64DD Control Regs |
|||
⚫ | |||
|- |
|- |
||
|0x0600 0000 - |
|0x0600 0000 - |
||
0x07FF FFFF |
0x07FF FFFF |
||
|1 |
|1 |
||
|64DD Boot Rom |
|64DD Boot Rom |
||
|- |
|- |
||
|0x0800 0000 - |
|0x0800 0000 - |
||
Line 205: | Line 205: | ||
|2 |
|2 |
||
|Flash Ram (need to confirm) |
|Flash Ram (need to confirm) |
||
⚫ | |||
|- |
|- |
||
|0x1000 0000 - |
|0x1000 0000 - |