Peripheral Interface: Difference between revisions
Jump to navigation
Jump to search
Content added Content deleted
Mazamars312 (talk | contribs) |
Mazamars312 (talk | contribs) |
||
| Line 96: | Line 96: | ||
=== PI Interface Process === |
=== PI Interface Process === |
||
Address output: |
====== Address output: ====== |
||
[[File:Rom address output.png|border|left|frameless|984x984px|Rom Address Output]] |
[[File:Rom address output.png|border|left|frameless|984x984px|Rom Address Output]] |
||
| Line 102: | Line 103: | ||
| ⚫ | |||
| ⚫ | |||
[[File:Rom Read Data.png|alt=Rom Read Data|border|left|frameless|1003x1003px|Rom Read Data]] |
[[File:Rom Read Data.png|alt=Rom Read Data|border|left|frameless|1003x1003px|Rom Read Data]] |
||
| Line 110: | Line 109: | ||
| ⚫ | |||
| ⚫ | |||
[[File:Constant ROM Access.png|border|left|frameless|1522x1522px|Constant ROM Access]] |
[[File:Constant ROM Access.png|border|left|frameless|1522x1522px|Constant ROM Access]] |
||
| Line 121: | Line 117: | ||
=== |
===Aligned DMA Transfer=== |
||
An aligned DMA transfer is when the PI_DRAM_ADDR_REG is set to a 64bit (8byte) aligned address. The PI_CART_ADDR_REG can be any 16bit (2Byte) value as will transfer from that offset to RDRAM (more to come) |
An aligned DMA transfer is when the PI_DRAM_ADDR_REG is set to a 64bit (8byte) aligned address. The PI_CART_ADDR_REG can be any 16bit (2Byte) value as will transfer from that offset to RDRAM (more to come) |
||