The PIF-NUS (or PIF, or PIF(P)-NUS on PAL) manages multiple critical functions of the N64 console. It is a physical microchip found on the console's motherboard, which is based on the Sharp SM5 Microcontroller. It is not clear whether SGI or Nintendo intended this to stand for "Peripheral InterFace" or not. While the naming is unintuitive, the Peripheral (or Parallel) Interface is used to read/write to the game ROM and devices like the 64DD; whereas, the PIF handles the following:
- Console startup and piracy protections
- Stores the first 2 stages of the Initial Program Load (IPL) that is executed by the VR4300 CPU
- Console reset button to avoid corrupting save game data
- Controller and EEPROM read/write via JoyBus protocol
|N64 Function||SM5 Function||Pin||Pin||SM5 Fuction||N64 Function||Direction|
|PIF Clock||Pin 1||Pin 28||VDD||VDD||Power|
|RC Cold||Pin 2||Pin 27||Reset Button||Input|
|CIC D Out||Pin 3||Pin 26||N/C (No Connect)|
|RC Rand||Pin 4||Pin 25||INT 2 VR4300 CPU||Output|
|CIC D In||Pin 5||Pin 24||EEPROM Data||I/O|
|/Cold||Pin 6||Pin 23||EEPROM Data||I/O|
|NMI VR4300 CPU||Pin 7||Pin 22||Player 4 Controller||Input|
|Power Good||Pin 8||Pin 21||Player 4 Enable||I/O|
|PIF CLK Input from RCP||Pin 9||Pin 20||Player 3 Controller||Input|
|Input||Test 0||??||Pin 10||Pin 19||Player 3 Enable||I/O|
|PIF ADR from RCP||Pin 11||Pin 18||Player 2 Controller||Input|
|Input||Test 1||??||Pin 12||Pin 17||Player 2 Enable||I/O|
|PIF DATA from RCP||Pin 13||Pin 16||Player 1 Controller||Input|
|Power||GND||GND||Pin 14||Pin 15||Player 1 Enable||I/O|
Internal ROMs and RAM
Since PIF is based on the Sharp SM5 which is a programmable microcontroller, its logic is executed by a program that is burnt into an internal ROM, called PIF-SM5-ROM. This program is written for the SM5 4-bit core, and has been dumped via chip decapping. The jago85/UltraPIF_MCUproject on GitHub is a compatible implementation based on the STM32 architecture that can be inspected for further studying what PIF does in details. Everything described in this page is implemented by the means of this internal program.
Moreover, PIF contains a second internal ROM (1984 bytes) and a small RAM (64 bytes). These memories are usually referred to as PIF-ROM and PIF-RAM, but it is important not confuse this PIF-ROM with the previous PIF-SM5-ROM. Both PIF-ROM and PIF-RAM are memory mapped to the VR4300 address space via the SI interface in RCP (so each access actually requires a serial bus transmission and is thus quite slow).
The PIF-ROM contains the first two stages of code for the VR4300 boot process (IPL1 and IPL2) and is only memory mapped to VR4300 during the boot. After the boot process is finished, before jumping into the game code, the PIF locks the PIF-ROM for security reason, so that it cannot be accessed by VR4300 anymore. The PIF-ROM is slightly different between PAL and NTSC console: it actually hardcodes the region and communicate it to VR4300 during the boot via the PIF-RAM.
Dumping the PIF-ROM can be done via software thanks to a loophole: it is in fact possible to boot the console once, setup a hardware breakpoint at
BFC0 0000 via the MIPS COP0 Watch register, and then soft-reset the console; as soon as the boot resumes, the interrupt will trigger; a registered handler for that interrupt would then be able to read the contents of PIF-ROM that are now unlocked, and dump them somewhere (eg: into SRAM). Check the hcs64/pif_rom_dumper project on GitHub for an example of implementing this technique.
The PIF-RAM is always available to be accessed by VR4300 and is used to perform communication with the PIF. Normally, it is used as part of the Joybus protocol to communicate with controllers and EEPROMs.
RAM-based communication protocol
Communication between VR4300 and PIF happens using the 64-byte PIF-RAM. The last byte of PIF-RAM (offset 0x3F) is called the "command byte" and is interpreted as a bit mask: each bit corresponds to a different command that VR4300 asks the PIF to perform. While PIF is running, it is constantly monitor PIF-RAM and soon as it sees a bit going to 1 in the command byte, it performs the requested function and then turns off the bit. It is possible for the VR4300 to set more than one bit at the same time, but in general they are not fully orthogonal with each other. The rest of the PIF-RAM is used to provide the arguments for the requested command.
|0x01||Configure joybus protocol||This is the most used command during normal game run. It is used to configure the PIF in preparation for reading the controllers. The PIF-RAM must be prepared with the commands to run for each joybus channel. Then, any time a 64-byte DMA read is run, the PIF will do the requested commands and writes the results to PIF-RAM.||A sequence of joybus commands must be provided in PIF-RAM starting at 0.||None|
|0x02||Challenge / response for protection (CIC-NUS-6105)||The CIC-NUS-6105 implements a challenge/response security protocol that was used as anti-piracy measure. The VR4300 can execute this protection protocol any time it wants to verify that an authentic CIC-NUS-6105 is present in the cartridge: a random challenge string is provided by VR4300, sent to CIC, and the response is sent back.||15 challenge bytes at offset 0x30 in PIF-RAM.||15 response bytes at offset 0x30 in PIF-RAM.|
|0x04||Unused||PIF does not use or look at this bit|
|0x08||Terminate boot process||This command must be sent by VR4300 when the boot process is done. PIF expects this command before 5 seconds from boot, otherwise it freezes itself and the whole console.
Notice that no official IPL3 do this, so this must be done by the application itself (eg: libdragon code).
Setting this bit enables the use of the reset button. This bit must also be set again after soft resets.
|0x10||ROM lockout||This command asks the PIF to lock the PIF-ROM. It is part of the sequence to terminate the boot. After this command is received, PIF makes sure that the PIF-ROM is not exposed anymore via the serial bus (and thus accessible by VR4300) for security purposes.||None||None|
|0x20||Acquire checksum||This commands tells the PIF that the 6-byte checksum (IPL2 checksum algorithm) has been written by the CPU in PIF-RAM. When PIF sees this command, it reads the checksum and copies to some internal memory, clearing the checksum in PIF-RAM. Then, it sets bit 0x80 in the command byte to notify the CPU that the command has finished.||6 byte checksum at offset 0x32 in PIF-RAM||Bit 0x80 of command byte is set when the checksum has been read by PIF.|
|0x40||Run checksum||This commands tells PIF to verify whether the provided checksum matches the checksum provided by CIC. This is run in the context of IPL2, and refers to the IPL2 checksum algorithm, which is used to authenticate the contents of IPL3. PIF was provided the expected checksum from CIC at boot, and the CPU-calculated checksum via command 0x20.
If the checksum fails, PIF simply halts the CPU, freezing the console until power off. Otherwise, it continues execution.
|None||Continue the PIF boot, or freeze the CPU|
|0x80||Unused||This bit is used as response bit (ack) by PIF in three situations:
- PIF and VR4300 boot at power on.
- VR4300 starts running code from address
0xBFC0 0000which is mapped to PIF ROM via SI interface.
- PIF starts communicating with the CIC inside the cartridge
- CIC sends 1 nibble (4-bits): region identifier (0x1 = NTSC, 0x5 = PAL)
- CIC sends two 1-byte "seeds" that will be used to compute checksums. We call them IPL2 seed and IPL3 seed. These seeds are sent with some scrambling on the wire, possibly as obfuscation
- CIC sends a 6 byte checksum (again, slightly obfuscated). This is the expected result for the IPL2 checksum algorithm (see below).
- PIF checks that the region identifier matches the region of the console (which is hardcoded within the PIF SM5 ROM itself). This is the actual region check, preventing cartridges of different regions from working on the console.
- If the values don't match, the PIF stops the boot by freezing the CPU (halting it via the NMI line)
- PIF writes several booting information (including the two seeds) to the PIF-RAM word at offset
0xBFC0 07E4), so that the CPU can later access them.
- PIF writes bit 0x80 in the command byte to signal VR4300 that the data is now available in PIF-RAM.
- Meanwhile, the VR3000 is executing the IPL1 code directly fetching opcodes from PIF-ROM.
- These instructions are executed in this very slow manner. Thankfully IPL1 is only 52 instructions + some looping.
- It performs some really basic hardware initialization.
- It then copy the rest of the PIF-ROM (IPL2) to the RSP IMEM. Notice that at this point RDRAM is not initialized yet, so it cannot be used. RSP IMEM is instead available without any initialization and is much faster than PIF ROM thanks to the parallel bus.
- Jump to RSP IMEM to execute IPL2
- IPL2 is executed by the VR4300 reading the instructions from RSP IMEM
- More general hardware initialization
- The CPU reads the booting information (region and CIC seeds) from PIF-RAM at
0xBFC0 07E4. NOTE: there seems to be no sync here, the code just assumes that the PIF has won the race and the information is already available when the CPU looks for it.
- If the booting information says that it is a 64DD disk, it will jump to
- Send command 0x10 to PIF, and PIF disables access to PIF-ROM (IPL1).
- Load IPL3 from the cartridge ROM (offset 0x40-0x1000) into the RSP DMEM
- Run the IPL2 checksum algorithm over the contents of IPL3. This is done using the IPL2 seed provided by CIC at the beginning, and read from PIF-RAM. The output is a 6-byte checksum.
- VR4300 asks PIF to verify whether the calculated 6-byte checksum is correct (see PIF command 0x20 and 0x40). PIF compares it with the checksum it received from CIC at boot, and if it's different, it halts the VR4300 via the NMI line.
- Jump to RSP DMEM to execute IPL3.
- IPL3 is executed by the VR4300 reading the instructions from the RSP DMEM.
- Initialize RDRAM
- Depending on reset type
- Power On: Invalidate VR4300 ICache & DCache
- Reset : Writeback VR4300 ICache & DCache
- Now that RDRAM is available, IPL3 copies the second half of itself from DMEM to RDRAM (at address 0x8000'0040) and jumps there. This makes execution even faster, as running from RDRAM also allows instruction cache to be used.
- The code DMAs the first MB of cartridge ROM to RDRAM. This is a fixed size that cannot be changed and was deemed a good default.
- Run the IPL3 checksum algorithm over the first MB of ROM. This is done using the IPL3 seed provided by CIC at the beginning. The output is a 8-byte checksum.
- The 8-byte checksum is compared against the checksum stored at offset 0x10 in the ROM (part of the ROM Header). If it doesn't match, VR4300 halts itself.
- Reset RSP
- Clear Interrupts
- Clear IPL3 from DMEM
- Clear IPL2 from IMEM
- Jump to Game code in RDRAM. The initial PC is stored at offset 0x08 in the ROM (part of the ROM Header), though in some IPL3 variants it is slightly descrambled first.
- The game code is expected to quickly send command 0x08 to PIF. If it doesn't within about 5 seconds from boot, the PIF halts the VR4300 via the NMI line.
- The PIF (on console) and CIC (on cartridge) begins doing a communication protocol which follows the challenge/response authentication pattern.
- The protocol continues to run as long as the console is powered on. If there is ever a failure in the data exchange or there is no answer (eg: the cartridge is removed), PIF halts the CPU via the NMI line.
IPL2 checksum algorithm
This is the algorithm performed by IPL2. It uses a 8-bit seed (provided by CIC, which changes across CIC variants) and produces a 6-byte checksum value. It is run over the contents of IPL3 as found in the game ROM to authenticate it. The calculated checksum is then compared against the correct checksum (provided by CIC). This allows to only run the IPL3 variant expected by the CIC.
Notice that the correct checksum value is never transmitted to VR4300: CIC sends it to PIF at boot, and PIF keeps it. Then IPL2 (run by VR4300) computes the checksum value, and sends it to PIF via command 0x20 (see above). This command asks PIF to compare the checksum calculated by VR4300 to that provided by CIC and provides a boolean answer to VR4300.
A reverse-engineered implementation of the checksum can be found on the jago85/PifChecksum repository on Github.
IPL3 checksum algorithm
This is the algorithm performed by IPL3. It is run over the contents of the first megabyte of cartridge ROM to authenticate it. It uses a 8-bit seed (provided by CIC, which changes across CIC variants) plus a 32-bit magic number (hardcoded in the IPL3 itself, which again changes across CIC variants) and produces a 8-byte checksum value. The calculated checksum is then compared against the correct checksum, which is written in the ROM header at offset 0x10.
Notice that the checksum algorithm is slightly tweaked across the different IPL3/CIC variant, even though the core of it is mostly the same.
When building a homebrew ROM using an official IPL3 variant, it is necessary to compute this checksum (using the correct seed, depending on the IPL3 variant) and store the result in the header, otherwise the ROM will not boot on a real console.
A reverse-engineered implementation of the checksum can be found in the n64crc tool. This tool implements all the different variations of the algorithm, depending on the exact IPL3/CIC pair.
|CIC Chip||8-bit IPL2 Seed*||6-byte IPL2 checksum||8-bit IPL3 Seed||IPL3 32-bit Magic||IPL3 Initial Checksum*|
*IPL2 Seed: notice that, even though the 8-bit seed for IPL2 and IPL3 could in theory be different, they are the same in all known CIC variants. Most emulators do get this wrong because they do not emulate the full PIF checksum verification, so they have no way of knowing the actual seed, and wrong numbers got carried over through copy and paste.
*Initial Checksum: computed at the beginning of the checksum algorithm with:
(CIC 8-bit Seed) * (IPL3 32-bit Magic) + 1 and truncating the result to 32-bits. This value is noted here because many tools (like n64crc) hardcode this value rather than the IPL3 seed.
The reset process is driven by the PIF, which is connected to the physical reset button. The actual reset is done via a NMI to VR4300 which resets it by starting again the full boot process, but it is important to notice that RCP is not reset in any way. The boot code expects the RCP to be idle when the boot is initiated and is not guaranteed to work if the RCP is active in any way (DMAs in progress, RDP drawing triangles, RSP executing code, etc.), which means that it is up to the VR300 to stop issuing commands to the RCP and putting it in idle state before the reset is executed. To do so, VR4300 is given a forewarn that a reset is incoming via an interrupt (aptly called "pre-NMI") and is given grace time of 500ms before the actual NMI arrives.
This is the full sequence:
- User presses Console Reset button
- PIF receives an interrupt signaling that the button was pressed
- PIF toggles VR4300 Interrupt 2 (INT2) also known as "pre-NMI".
- This is the time and opportunity for the game to finish saving game data and stop issuing commands to RCP to avoid graphics/audio corruption and/or a hard freeze.
- PIF sends the RESET command to CIC (command
- CIC waits for 500ms (grace time)
- CIC acknowledges the RESET command to PIF by writing a 0 bit.
- PIF waits (indefinitely) until the reset button is released.
- PIF toggles VR4300 Non-Maskable Interrupt (NMI) which resets it.
- PIF also unlocks the internal PIF ROM so that the boot process can start executing IPL1.
Controller and EEPROM communication
This is the main task of PIF while the game is running. All communication with connected hardware like controllers and accessory PAKs is made through the PIF, using the Joybus protocol.
The VR4300 writes a Joybus packet into PIF-RAM and then triggers a handshake (by modifying the last byte of PIF-RAM which acts as "command" byte). PIF will execute the commands in the packet and provide the results into PIF-RAM. VR4300 would then read there results from there. (TODO: better document this process).