Display title | MIPS Interface |
Default sort key | MIPS Interface |
Page length (in bytes) | 26,197 |
Namespace ID | 0 |
Page ID | 793 |
Page content language | en - English |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 1 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page views in the past month | 7 |
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Delete | Allow all users (infinite) |
Page creator | Bigbass (talk | contribs) |
Date of page creation | 23:17, 9 June 2021 |
Latest editor | Tharo (talk | contribs) |
Date of latest edit | 19:35, 10 September 2024 |
Total number of edits | 30 |
Recent number of edits (within past 180 days) | 2 |
Recent number of distinct authors | 1 |
Transcluded templates (2) | Templates used on this page:
|
Description | Content |
Article description: (description ) This attribute controls the content of the description and og:description elements. | The MIPS Interface (or MI) is one of multiple I/O interfaces in the RCP. It is the interface between the RCP and the VR4300 CPU, primarily used for enabling/disabling... |