SysAD Interface: Difference between revisions
linkify RCP
Mazamars312 (talk | contribs) |
(linkify RCP) |
||
| (2 intermediate revisions by 2 users not shown) | |||
Line 1:
The MIPS interface is a bidirectional interface on the N64 that allows 32bits of address and data transfers with a 5bit control bus and 3 controlling signals (There are another 3 controls that are used for multi-cpu setups but are not used in the N64). The bus almost works like a packet system where the control bus select what is being read or written and how much data as well from the CPU or [[RCP]].
'''Masterclock''': This is a clock feed from the RCP to the CPU. All signals are done on the Rising clock edge of the master clock. The internal CPU speed is multiplied using this clock to 93.75mhz. But all access between the RCP and CPU is at the masterclock rate (62.5mhz)
Line 21:
|Bit 3
|Bit 2
|Bit 1 - Size
|Bit 0 - Size
|-
|Command – Data On bus
| |||