RDRAM: Difference between revisions
Jump to navigation
Jump to search
Content added Content deleted
(Add RI/RDRAM system overview and clarify bullet points) |
|||
| Line 7: | Line 7: | ||
A typical RDRAM system is composed of 3 main elements : |
A typical RDRAM system is composed of 3 main elements : |
||
* a controller, which act as the channel master. This |
* a controller, which act as the channel master. This role is fulfilled by the [[RDRAM Interface|RI]] with the help of the RAC (Rambus ASIC Cell). |
||
* the channel, which is a synchronous bus connecting the RDRAM devices together |
* the channel, which is a synchronous bus connecting the RDRAM devices together. |
||
* RDRAM modules, each containing memory banks, and some registers. |
* RDRAM modules, each containing memory banks, and some registers. RDRAM devices are daisy-chained via serial signals SIn/SOut. |
||
TODO: insert a small diagram |
|||
[[File:RI RDRAM png.png|center|frame|RI/RDRAM system overview]] |
|||
The N64 system implements the "Base RDRAM" protocol, which is the earliest version of RDRAM protocol. Historical note, latter version of the protocol are "Concurrent RDRAM" and "Direct RDRAM". |
The N64 system implements the "Base RDRAM" protocol, which is the earliest version of RDRAM protocol. Historical note, latter version of the protocol are "Concurrent RDRAM" and "Direct RDRAM". |
||