N64brew Wiki

Memory map: Difference between revisions

Page Discussion

Memory map (view source)

Revision as of 04:57, 13 October 2023

1 byte added ,  7 months ago
m
→‎Range 0x0000'0000 - 0x03EF'FFFF (RDRAM memory): missing 'a'
VisualWikitext
Line 118:
The accesses in this area are handled by RCP via RI (Ram Interface). When the VR4300 reads or writes a location in this range, it gets stalled while the RI communicates with the RDRAM via the RAMBUS serial protocol. As soon as the read or write is finished, the VR4300 is released. Effectively, all reads and writes are synchronous (blocking) from the point of view of the VR4300, as you would expect when accessing a RAM. All access sizes work correctly: 8-bit, 16-bit, 32-bit, 64-bit.
 
The RDRAM area is the only aresareas in the memory map where the RCP supports '''cached''' accesses. This allows the VR4300 to issue the cache fills/flushes at the SysAD level to leverage the internal data and instruction cache (either via the KSEG0 directly-mapped segment, or through a TLB configured with the cache setting). Instead cache requests are ignored for all the other address ranges, and they will thus freeze the CPU requiring a hard reset.
 
=== Range 0x03F0'0000 - 0x03FF'FFFF (RDRAM registers) ===
Spacebeans
5

edits

Retrieved from "https://n64brew.dev/wiki/Special:MobileDiff/4971"