EverDrive-64 v3: Difference between revisions
SDRAM==0 registers
(refine registers) |
(SDRAM==0 registers) |
||
Line 311:
=== 0x08040040 (REG_CFG_CNT) ===
Read/Write on REG_CFG&1==0
{| class="wikitable"
!bit from lsb
Line 329:
=== 0x08040044 (REG_CFG_DAT) ===
Write only? on REG_CFG&1==0
SDRAM must be disabled (REG_CFG & 1 must be zero).
=== 0x08040048 (REG_MAX_MSG) ===
Line 355 ⟶ 357:
|1=FPGA configured
|}
SDRAM must be disabled (REG_CFG & 1 must be zero).
=== 0x0804004C (REG_CRC) ===
Read/Write? on REG_CFG&1==0
TBA
SDRAM must be disabled (REG_CFG & 1 must be zero).
=== 0x08040050 ===
Write only? on REG_CFG&1==0
TBA
SDRAM must be disabled (REG_CFG & 1 must be zero).
=== 0x08040054 ===
Line 367 ⟶ 375:
TBA
SDRAM must be disabled (REG_CFG & 1 must be zero).
== USB Serial Communication ==
| |||